

EMI8131, EMI8132, EMI8133



ON Semiconductor®

<http://onsemi.com>

Common Mode Filter with ESD Protection

Functional Description

The EMI813x is a family of Common Mode Filters (CMF) with integrated ESD protection, a first in the industry. Differential signaling I/Os can now have both common mode filtering and ESD protection in one package. The EMI813x protects against ESD pulses up to ± 15 kV contact per the IEC61000-4-2 standard.

The EMI813x is well-suited for protecting systems using high-speed differential ports such as MIPI D-PHY; corresponding ports in removable storage, and other applications where ESD protection are required in a small footprint package.

The EMI813x is available in a RoHS-compliant, XDFN-10 for 2 Differential Pair and XDFN-16 package for 3 Differential Pair.

Features

- Total Insertion Loss $DM_{LOSS} < 3.7$ dB at 2.5 GHz
- Large Differential Mode Cutoff Frequency $f_{3dB} > 2.5$ GHz
- High Common Mode Stop Band Attenuation
- Low Channel Resistance 6.0Ω
- Provides ESD Protection to IEC61000-4-2 Level 4, ± 15 kV Contact Compliant

Applications

- USB 3.0
- MHL 2.0
- μ SD Card
- eSATA
- HDMI/DVI Display in Mobile Phones
- MIPI D-PHY (CSI-2, DSI, etc) in Mobile Phones and Digital Still Cameras





Figure 1. EMI8131 Electrical Schematic





MARKING DIAGRAMS



XX = Specific Device Code
M = Date Code
▪ = Pb-Free Package

ELECTRICAL SCHEMATICS



ORDERING INFORMATION

Device	Package	Shipping†
EMI8131MUTAG	XDFN6	3000 / Tape & Reel
EMI8132MUTAG	XDFN10	3000 / Tape & Reel
EMI8133MUTAG	XDFN16	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

EMI8131, EMI8132, EMI8133

PIN FUNCTION DESCRIPTION

Pin Name	Device Pin			Type	Description
	EMI8131	EMI8132	EMI8133		
In_1+	1	1	1	I/O	CMF Channel 1+ to Connector (External)
In_1-	2	2	2	I/O	CMF Channel 1- to Connector (External)
Out_1+	6	10	16	I/O	CMF Channel 1+ to ASIC (Internal)
Out_1-	5	9	15	I/O	CMF Channel 1- to ASIC (Internal)
In_2+	NA	4	4	I/O	CMF Channel 2+ to Connector (External)
In_2-	NA	5	5	I/O	CMF Channel 2- to Connector (External)
Out_2+	NA	7	13	I/O	CMF Channel 2+ to ASIC (Internal)
Out_2-	NA	6	12	I/O	CMF Channel 2- to ASIC (Internal)
In_3+	NA	NA	7	I/O	CMF Channel 3+ to Connector (External)
In_3-	NA	NA	8	I/O	CMF Channel 3- to Connector (External)
Out_3+	NA	NA	10	I/O	CMF Channel 3+ to ASIC (Internal)
Out_3-	NA	NA	9	I/O	CMF Channel 3- to ASIC (Internal)
VN	3,4	3, 8	3,6,14,11	GND	Ground

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Operating Temperature Range	T _{OP}	-40 to +85	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
Maximum Lead Temperature for Soldering Purposes (1/8" from Case for 10 seconds)	T _L	260	°C
DC Current per Line	I _{LINE}	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

EMI8131, EMI8132, EMI8133

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{RWM}	Reverse Working Voltage	(Note 3)		3.3		V
V_{BR}	Breakdown Voltage	$I_T = 1 \text{ mA}$; (Note 4)	4.0		9.0	V
I_{LEAK}	Channel Leakage Current	$T_A = 25^\circ\text{C}$, $V_{IN} = 3.3 \text{ V}$, $GND = 0 \text{ V}$			1.0	μA
R_{CH}	Channel Resistance (Pins 1–6, 2–5) – EMI8131 (Pins 1–10, 2–9, 4–7 and 5–6) – EMI8132 (Pins 1–16, 2–15, 4–13, 5–12, 7–10 and 8–9) – EMI8133			6.0		Ω
DM_{LOSS}	Differential Mode Insertion Loss	@ 2.5 GHz		3.7		dB
f_{3dB}	Differential Mode Cut-off Frequency	50 Ω Source and Load Termination		2.5		GHz
F_{atten}	Common Mode Stop Band Attenuation	@ 750 MHz		30		dB
V_{ESD}	In-system ESD Withstand Voltage a) Contact discharge per IEC 61000-4-2 standard, Level 4 (External Pins) b) Contact discharge per IEC 61000-4-2 standard, Level 1 (Internal Pins)	(Notes 1 and 2)	± 15 ± 2			kV
V_{CL}	TLP Clamping Voltage	Forward $I_{PP} = 8 \text{ A}$ Forward $I_{PP} = 16 \text{ A}$ Forward $I_{PP} = -8 \text{ A}$ Forward $I_{PP} = -16 \text{ A}$		8.94 13.4 -3.96 -7.62		V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Standard IEC61000-4-2 with $C_{Discharge} = 150 \text{ pF}$, $R_{Discharge} = 330$, GND grounded.
2. These measurements performed with no external capacitor.
3. TVS devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal to or greater than the DC or continuous peak operating voltage level.
4. V_{BR} is measured at pulse test current I_T .

EMI8131, EMI8132, EMI8133

TYPICAL CHARACTERISTICS




Figure 2. Typical Differential Mode Attenuation vs. Frequency




Figure 3. Typical Common Mode Attenuation vs. Frequency

Interface	Data Rate (Gb/s)	Fundamental Frequency (MHz)	ESD813x Differential Insertion Loss (dB)
MIPI	1.5	750	m1 = 1.25

Figure 4. Differential Mode Insertion Loss

TRANSMISSION LINE PULSE (TLP) MEASUREMENTS

Transmission Line Pulse (TLP) provides current versus voltage (I-V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 5. TLP I-V curves of ESD protection devices accurately demonstrate the product’s ESD capability because the 10 s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 6 where an 8 kV IEC61000-4-2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. Typical TLP I-V curves for the EMI813x are shown in Figure 5.




Figure 5. Simplified Schematic of a Typical TLP System




Figure 6. Comparison Between 8 kV IEC61000-4-2 and 8 A and 16 A TLP Waveforms









Figure 7. Positive and Negative TLP Waveforms

EMI8131, EMI8132, EMI8133

PACKAGE DIMENSIONS


XDFN6 1.40x1.35, 0.4P
CASE 711AV
ISSUE A



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.

MILLIMETERS		
DIM	MIN	MAX
A	0.40	0.50
A1	0.00	0.05
A3	0.15 REF	
b	0.15	0.25
D	1.40 BSC	
E	1.35 BSC	
e	0.40 BSC	
L	0.40	0.60
L1	---	0.15



RECOMMENDED MOUNTING FOOTPRINT



EMI8131, EMI8132, EMI8133




PACKAGE DIMENSIONS

XDFN10 2.2x1.35, 0.4P
CASE 711AU
ISSUE B




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.

DIM	MILLIMETERS	
	MIN	MAX
A	0.40	0.50
A1	0.00	0.05
A3	0.15 REF	
b	0.15	0.25
D	2.20 BSC	
E	1.35 BSC	
e	0.40 BSC	
L	0.40	0.60
L1	---	0.15






RECOMMENDED MOUNTING FOOTPRINT



EMI8131, EMI8132, EMI8133

PACKAGE DIMENSIONS


XDFN16 3.5x1.35, 0.4P CASE 711AW ISSUE A



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

MILLIMETERS		
DIM	MIN	MAX
A	0.40	0.50
A1	0.00	0.05
A3	0.15 REF	
b	0.15	0.25
D	3.50 BSC	
E	1.35 BSC	
e	0.40 BSC	
L	0.40	0.60
L1	—	0.15

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative