

8-Mbit (512K Words × 16 Bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - $t_{AA} = 10$ ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
 - $I_{CC} = 90$ -mA typical at 100 MHz
 - $I_{SB2} = 20$ -mA typical
- Operating voltage range: 2.2 V to 3.6 V.
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 44-pin TSOP II package

Functional Description

CY7C1051H is a high-performance CMOS fast static RAM device with embedded ECC^[1].

To access device, assert the chip enable (\overline{CE}) input LOW. To perform data writes, assert the Write Enable (\overline{WE}) input LOW, and provide the data and address on the device data pins (I/O_0 through I/O_{15}) and address pins (A_0 through A_{18}) respectively. The Byte High Enable (\overline{BHE}) and Byte Low Enable (\overline{BLE}) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. \overline{BHE} controls I/O_8 through I/O_{15} and \overline{BLE} controls I/O_0 through I/O_7 .

To perform data reads, assert the Output Enable (\overline{OE}) input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O_0 through I/O_{15}). You can perform byte accesses by asserting the required byte enable signal (\overline{BHE} or \overline{BLE}) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O_0 through I/O_{15}) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), or control signals are de-asserted (\overline{OE} , \overline{BLE} , \overline{BHE}).

See the [Truth Table on page 13](#) for a complete description of read and write modes.

The logic block diagrams are provided on page 2.

The CY7C1051H is available in 44-pin TSOP II package.

For a complete list of related documentation, click [here](#).


Product Portfolio

Product	Features and Options (see Pin Configurations on page 4)	Range	V_{CC} Range (V)	Speed (ns)	Current Consumption			
					Operating I_{CC} (mA)		Standby, I_{SB2} (mA)	
					f = f _{max}			
				Typ ^[2]	Max	Typ ^[2]	Max	
CY7C1051H30	Single chip enables	Industrial	2.2 V–3.6 V	10	90	110	20	30

Notes

1. This device does not support automatic write-back on error detection.
2. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at $V_{CC} = 3$ V (for a V_{CC} range of 2.2 V–3.6 V) $T_A = 25$ °C.

Logic Block Diagram – CY7C1051H




Contents

Pin Configurations	4	Package Diagram	15
Maximum Ratings	5	Acronyms	16
Operating Range	5	Document Conventions	16
DC Electrical Characteristics	5	Units of Measure	16
Capacitance	6	Document History Page	17
Thermal Resistance	6	Sales, Solutions, and Legal Information	18
AC Test Loads and Waveforms	6	Worldwide Sales and Design Support	18
Data Retention Characteristics	7	Products	18
Data Retention Waveform	7	PSoC@Solutions	18
AC Switching Characteristics	8	Cypress Developer Community	18
Switching Waveforms	9	Technical Support	18
Truth Table	13		
Ordering Information	14		
Ordering Code Definitions	14		

Pin Configurations

Figure 1. 44-pin TSOP II pinout



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C
 Ambient temperature
 with power applied -55 °C to +125 °C
 Supply voltage
 on V_{CC} relative to GND -0.5 V to $V_{CC} + 0.5$ V
 DC voltage applied to outputs
 in High Z State^[3] -0.5 V to $V_{CC} + 0.5$ V

DC input voltage^[3] -0.5 V to $V_{CC} + 0.5$ V
 Current into outputs (LOW) 20 mA
 Static discharge voltage
 (MIL-STD-883, Method 3015) > 2001 V
 Latch-up current > 140 mA

Operating Range

Grade	Ambient Temperature	V_{CC}
Industrial	-40 °C to +85 °C	2.2 V to 3.6 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description		Test Conditions	10 ns			Unit
				Min	Typ ^[4]	Max	
V_{OH}	Output HIGH voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OH} = -1.0 \text{ mA}$	2.0	-	-	V
		2.7 V to 3.0 V	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.2	-	-	
		3.0 V to 3.6 V	$V_{CC} = \text{Min}, I_{OH} = -4.0 \text{ mA}$	2.4	-	-	
V_{OL}	Output LOW voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OL} = 2 \text{ mA}$	-	-	0.4	V
		2.7 V to 3.6 V	$V_{CC} = \text{Min}, I_{OL} = 8 \text{ mA}$	-	-	0.4	
$V_{IH}^{[3]}$	Input HIGH voltage	2.2 V to 2.7 V		2.0	-	$V_{CC} + 0.3$	V
		2.7 V to 3.6 V		2.0	-	$V_{CC} + 0.3$	
$V_{IL}^{[3]}$	Input LOW voltage	2.2 V to 2.7 V		-0.3	-	0.6	V
		2.7 V to 3.6 V		-0.3	-	0.8	
I_{IX}	Input leakage current		$GND \leq V_{IN} \leq V_{CC}$	-1.0	-	+1.0	μA
I_{OZ}	Output leakage current		$GND \leq V_{OUT} \leq V_{CC}$, Output disabled	-1.0	-	+1.0	μA
I_{CC}	Operating supply current		$V_{CC} = \text{Max}, I_{OUT} = 0 \text{ mA}, f = 100 \text{ MHz}$ CMOS levels	-	90.0	110.0	mA
I_{SB1}	Automatic CE power down current – TTL inputs		Max V_{CC} , $\overline{CE} \geq V_{IH}^{[4]}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	-	-	40.0	mA
I_{SB2}	Automatic CE power down current – CMOS inputs		Max V_{CC} , $\overline{CE} \geq V_{CC} - 0.2 \text{ V}^{[5]}$, $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} \leq 0.2 \text{ V}, f = 0$	-	20.0	30.0	mA

Notes

- $V_{IL(\text{min})} = -2.0 \text{ V}$ and $V_{IH(\text{max})} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.
- Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at $V_{CC} = 3 \text{ V}$ (for a V_{CC} range of 2.2 V–3.6 V), $T_A = 25 \text{ }^\circ\text{C}$.
- This parameter is guaranteed by design and is not tested.

Capacitance


Parameter [6]	Description	Test Conditions	44-pin TSOP II	Unit
C_{IN}	Input capacitance	$T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	I/O capacitance		10	pF

Thermal Resistance

Parameter [6]	Description	Test Conditions	44-pin TSOP II	Unit
θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.93	$^\circ\text{C/W}$
θ_{JC}	Thermal resistance (junction to case)		13.09	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [7]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V_{TH}	1.5	V
V_{HIGH}	3	V

Notes

- Tested initially and after any design or process changes that may affect these parameters.
- Full-device AC operation assumes a 100- μs ramp time from 0 to $V_{CC(\text{min})}$ and 100- μs wait time after V_{CC} stabilizes to its operational value.


Data Retention Characteristics

Over the operating range of $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V_{CC} for data retention	–	1.0	–	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}^{[8]}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	30.0	mA
$t_{CDR}^{[8]}$	Chip deselect to data retention time	–	0	–	ns
$t_R^{[8, 9]}$	Operation recovery time	$V_{CC} \geq 2.2\text{ V}$	10.0	–	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

8. This parameter is guaranteed by design and is not tested.
9. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.

AC Switching Characteristics

Over the operating range of $-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$

Parameter ^[10]	Description	10 ns		Unit
		Min	Max	
Read Cycle				
t_{POWER}	V_{CC} (stable) to the first access ^[11, 12]	100.0	–	μs
t_{RC}	Read cycle time	10.0	–	ns
t_{AA}	Address to data valid	–	10.0	ns
t_{OHA}	Data hold from address change	3.0	–	ns
t_{ACE}	$\overline{\text{CE}}$ LOW to data valid	–	10.0	ns
t_{DOE}	$\overline{\text{OE}}$ LOW to data valid	–	5.0	ns
t_{LZOE}	$\overline{\text{OE}}$ LOW to low Z ^[13, 14, 15]	0	–	ns
t_{HZOE}	$\overline{\text{OE}}$ HIGH to high Z ^[13, 14, 15]	–	5.0	ns
t_{LZCE}	$\overline{\text{CE}}$ LOW to low Z ^[13, 14, 15]	3.0	–	ns
t_{HZCE}	$\overline{\text{CE}}$ HIGH to high Z ^[13, 14, 15]	–	5.0	ns
t_{PU}	$\overline{\text{CE}}$ LOW to power-up ^[12]	0	–	ns
t_{PD}	$\overline{\text{CE}}$ HIGH to power-down ^[12]	–	10.0	ns
t_{DBE}	Byte enable to data valid	–	5.0	ns
t_{LZBE}	Byte enable to low Z ^[13, 14]	0	–	ns
t_{HZBE}	Byte disable to high Z ^[13, 14]	–	6.0	ns
Write Cycle ^[16, 17]				
t_{WC}	Write cycle time	10.0	–	ns
t_{SCE}	$\overline{\text{CE}}$ LOW to write end	7.0	–	ns
t_{AW}	Address setup to write end	7.0	–	ns
t_{HA}	Address hold from write end	0	–	ns
t_{SA}	Address setup to write start	0	–	ns
t_{PWE}	$\overline{\text{WE}}$ pulse width	7.0	–	ns
t_{SD}	Data setup to write end	5.0	–	ns
t_{HD}	Data hold from write end	0	–	ns
t_{LZWE}	$\overline{\text{WE}}$ HIGH to low Z ^[13, 14, 15]	3.0	–	ns
t_{HZWE}	$\overline{\text{WE}}$ LOW to high Z ^[13, 14, 15]	–	5.0	ns
t_{BW}	Byte Enable to write end	7.0	–	ns

Notes

- Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{\text{CC}} \geq 3\text{ V}$) and $V_{\text{CC}}/2$ (for $V_{\text{CC}} < 3\text{ V}$), and input pulse levels of 0 to 3 V (for $V_{\text{CC}} \geq 3\text{ V}$) and 0 to V_{CC} (for $V_{\text{CC}} < 3\text{ V}$). Test conditions for the read cycle use the output loading, shown in part (a) of [Figure 2 on page 6](#), unless specified otherwise.
- t_{POWER} gives the minimum amount of time that the power supply is at stable V_{CC} until the first memory access is performed.
- These parameters are guaranteed by design and are not tested.
- t_{HZOE} , t_{HZCE} , t_{HZWE} , and t_{HZBE} are specified with a load capacitance of 5 pF, as shown in part (b) of [Figure 2 on page 6](#). Hi-Z, Lo-Z transition is measured $\pm 200\text{ mV}$ from steady state voltage.
- At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.
- Tested initially and after any design or process changes that may affect these parameters.
- The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{\text{IL}}$, $\overline{\text{CE}} = V_{\text{IL}}$, and $\overline{\text{BHE}}$ or $\overline{\text{BLE}} = V_{\text{IL}}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- The minimum write pulse width for Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 4. Read Cycle No. 1 of CY7C1051H (Address Transition Controlled) [18, 19]





Figure 5. Read Cycle No. 2 (\overline{OE} Controlled) [19, 20]



Notes

18. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} .

19. \overline{WE} is HIGH for read cycle.

20. Address valid prior to or coincident with \overline{CE} LOW transition.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [21, 22]





Figure 7. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [21, 22, 23]




Notes

21. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}} = V_{IL}$ and $\overline{\text{BHE}}$ or $\overline{\text{BLE}} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
22. Data I/O is in high-impedance state if $\overline{\text{CE}} = V_{IH}$, or $\overline{\text{OE}} = V_{IH}$ or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{IH}$.
23. The minimum write cycle pulse width should be equal to sum of t_{HZWE} and t_{SD} .
24. During this period the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (\overline{WE} controlled) [25, 26]




Notes

25. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

26. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

27. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 4 ($\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled) [28, 29]

Notes

28. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}} = V_{IL}$, $\overline{\text{CE}} = V_{IL}$, and $\overline{\text{BHE}}$ or $\overline{\text{BLE}} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

29. Data I/O is in high-impedance state if $\overline{\text{CE}} = V_{IH+}$, $\overline{\text{OE}} = V_{IH+}$, or $\overline{\text{BHE}}$, and/or $\overline{\text{BLE}} = V_{IH+}$.

30. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	\overline{BLE}	\overline{BHE}	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
H	X ^[31]	X ^[31]	X ^[31]	X ^[31]	High-Z	High-Z	Power down	Standby (I _{SB})
L	L	H	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	H	L	H	Data out	High-Z	Read lower bits only	Active (I _{CC})
L	L	H	H	L	High-Z	Data out	Read upper bits only	Active (I _{CC})
L	X	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	X	L	L	H	Data in	High-Z	Write lower bits only	Active (I _{CC})
L	X	L	H	L	High-Z	Data in	Write upper bits only	Active (I _{CC})
L	H	H	X	X	High-Z	High-Z	Selected, outputs disabled	Active (I _{CC})
L	X	X	H	H	High-Z	High-Z	Selected, outputs disabled	Active (I _{CC})


Note

31. The input voltage levels on these pins should be either at V_{IH} or V_{IL}.

Ordering Information


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	Operating Range
10	2.2 V–3.6 V	CY7C1051H30-10ZSXI	51-85087	44-pin TSOP II	Single Chip Enable	Industrial
		CY7C1051H30-10ZSXIT				

Ordering Code Definitions



Package Diagram

Figure 10. 44-pin TSOP II Package Outline, 51-85087



Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1051H, 8-Mbit (512K Words × 16 Bit) Static RAM with Error-Correcting Code (ECC) Document Number: 002-03314				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4943606	NILE	10/09/2015	New data sheet.
*A	5258628	NILE	05/27/2016	Changed status from Preliminary to Final. Updated to new template.
*B	5435280	VINI	09/13/2016	Updated Maximum Ratings : Updated Note 3 (Replaced “2 ns” with “20 ns”). Updated DC Electrical Characteristics : Removed Operating Range “2.7 V to 3.6 V” and all values corresponding to V _{OH} parameter. Included Operating Ranges “2.7 V to 3.0 V” and “3.0 V to 3.6 V” and all values corresponding to V _{OH} parameter. Updated Ordering Information : Updated part numbers. Updated Ordering Code Definitions . Updated to new template. Completing Sunset Review.
*C	5975928	AESATMP9	11/27/2017	Updated logo and copyright.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.