74LVC07A

Low-Voltage CMOS Hex Buffer with Open Drain Outputs

With 5 V – Tolerant Inputs

The 74LVC07A is a high performance hex buffer operating from a 1.2 V to 5.5 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers. These LVC devices have open drain outputs which provide the ability to set output levels, or do active–HIGH AND or active–LOW OR functions. A V_I specification of 5.5 V allows 74LVC07A inputs to be safely driven from 5.0 V devices.

Features

- Designed for 1.2 V to 5.5 V V_{CC} Operation
- 5.0 V Tolerant Inputs/Outputs
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Output Sink Capability
- Near Zero Static Supply Current (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 250 mA
- Wired–OR, Wired–AND
- Output Level Can Be Set Externally Without Affecting Speed of Device
- ESD Performance: Human Body Model >2000 V; Machine Model >200 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Figure 1. Pinout: 14–Lead (Top View)

ON Semiconductor®

MARKING DIAGRAMS

SOIC–14
D SUFFIX
CASE 751A

LVC07AG
AWLYWW

TSSOP–14
DT SUFFIX
CASE 948G

LVC
07A
ALYW■

A	= Assembly Location
WL, L	= Wafer Lot
Y	= Year
WW, W	= Work Week
G or ■	= Pb–Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

74LVC07A

A0	1			*		2	O0
A1	3			*		4	O1
A2	5			*		6	O2
A3	13			*		12	O3
A4	11			*		10	O4
A5	9			*		8	O5

* OD

Figure 2. Logic Diagram

Table 1. PIN NAMES

Pins	Function
An On	Data Inputs Outputs

Table 2. TRUTH TABLE

An	On
L H	L Z

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V_{CC}	DC Supply Voltage	−0.5 to +6.5		V
V_I	DC Input Voltage	$−0.5 \leq V_I \leq +6.5$		V
V_O	DC Output Voltage	$−0.5 \leq V_O \leq +6.5$	Output in 3−State	V
		$−0.5 \leq V_O \leq V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	
I_{IK}	DC Input Diode Current	−50	$V_I <$ GND	mA
I_{OK}	DC Output Diode Current	−50	$V_O <$ GND	mA
		+50	$V_O > V_{CC}$	mA
I_O	DC Output Source/Sink Current	±50		mA
I_{CC}	DC Supply Current Per Supply Pin	±100		mA
I_{GND}	DC Ground Current Per Ground Pin	±100		mA
T_{STG}	Storage Temperature Range	−65 to +150		°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds	$T_L = 260$		°C
T_J	Junction Temperature Under Bias	$T_J = 135$		°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC = 85 TSSOP = 100		°C/W
MSL	Moisture Sensitivity		Level 1	
$I_{LATCHUP}$	Latch−up Performance at $V_{CC} = 3.6$ V and 125°C (Note 3)		±250	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. I_O absolute maximum rating must be observed.
2. Measured with minimum pad spacing on an FR4 board, using 10 mm−by−1 inch, 2 ounce copper trace no air flow.
3. Tested to EIA/JES078.

ORDERING INFORMATION

Device	Package	Shipping[†]
74LVC07ADR2G	SOIC−14 (Pb−Free)	2500 / Tape & Reel
74LVC07ADTR2G	TSSOP−14 (Pb−Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Typ	Max	Unit
V_{CC}	Supply Voltage	Operating Functional	1.65 1.2		5.5 5.5	V
V_I	Input Voltage		0		5.5	V
V_O	Output Voltage	Active Mode 3–State	0 0		V_{CC} 5.5	V
I_{OL}	LOW Level Output Current	V_{CC} = 4.5 V – 5.5 V V_{CC} = 3.0 V – 3.6 V V_{CC} = 2.7 V – 3.0 V V_{CC} = 2.3 V – 2.7 V			+32 +24 +12 +8	mA
T_A	Operating Free–Air Temperature		−40		+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	V_{CC} = 1.65 to 2.7 V V_{CC} = 2.7 to 5.5 V	0 0		20 10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	−40 to +85°C			−40 to +125°C			Unit
			Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	
V_{IH}	HIGH–level input voltage	V_{CC} = 1.2 V	1.08	–	–	1.08	–	–	V
		V_{CC} = 1.65 V to 1.95 V	0.65 x V_{CC}	–	–	0.65 x V_{CC}	–	–	
		V_{CC} = 2.3 V to 2.7 V	1.7	–	–	1.7	–	–	
		V_{CC} = 2.7 V to 3.6 V	2.0	–	–	2.0	–	–	
		V_{CC} = 4.5 V to 5.5 V	0.7 x V_{CC}	–	–	0.7 x V_{CC}	–	–	
V_{IL}	LOW–level input voltage	V_{CC} = 1.2 V	–	–	0.12	–	–	0.12	V
		V_{CC} = 1.65 V to 1.95 V	–	–	0.35 x V_{CC}	–	–	0.35 x V_{CC}	
		V_{CC} = 2.3 V to 2.7 V	–	–	0.7	–	–	0.7	
		V_{CC} = 2.7 V to 3.6 V	–	–	0.8	–	–	0.8	
		V_{CC} = 4.5 V to 5.5 V	–	–	0.3 x V_{CC}	–	–	0.3 x V_{CC}	
V_{OL}	LOW–level output voltage	$V_I = V_{IH}$ or V_{IL}				–	–	–	V
		I_O = 100 μA; V_{CC} = 1.65 V to 3.6 V	–	–	0.2	–	–	0.3	
		I_O = 4 mA; V_{CC} = 1.65 V	–	–	0.45	–	–	0.65	
		I_O = 8 mA; V_{CC} = 2.3 V	–	–	0.6	–	–	0.8	
		I_O = 12 mA; V_{CC} = 2.7 V	–	–	0.4	–	–	0.6	
		I_O = 24 mA; V_{CC} = 3.0 V	–	–	0.55	–	–	0.8	
		I_O = 32 mA; V_{CC} = 4.5 V	–	–	0.55	–	–	0.8	
I_I	Input leakage current	V_I = 5.5 V or GND V_{CC} = 1.65 to 5.5 V	–	±0.1	±5	–	±0.1	±20	μA
I_{OZ}	OFF–state output current	$V_I = V_{IH}$; V_O = 5.5 V or GND; V_{CC} = 1.65 to 5.5 V	–	±0.1	±5	–	±0.1	±20	μA
I_{OFF}	Power–off leakage current	V_I or V_O = 5.5 V; V_{CC} = 0 V	–	±0.1	±10	–	±0.1	±20	μA

4. All typical values are measured at T_A = 25°C and V_{CC} = 3.3 V, unless stated otherwise.

74LVC07A

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	−40 to +85°C			−40 to +125°C			Unit
			Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	
I_{CC}	Supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	−	0.1	10	−	0.1	40	μA
ΔI_{CC}	Additional supply current	per input pin; $V_I = V_{CC} − 0.6$ V; $I_O = 0$ A; $V_{CC} = 2.7$ V to 5.5 V	−	5	500	−	5	5000	μA

4. All typical values are measured at $T_A = 25°C$ and $V_{CC} = 3.3$ V, unless stated otherwise.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS ($t_R = t_F = 2.5$ ns)

Symbol	Parameter	Conditions	−40 to +85°C			−40 to +125°C			Unit
			Min	Typ (Note 5)	Max	Min	Typ (Note 5)	Max	
t_{pZL}	OFF−state to LOW propagation delay An to On	$V_{CC} = 1.2$ V	−	8.0	−	−	−	−	ns
		$V_{CC} = 1.65$ V to 1.95 V	0.5	1.7	5.5	0.5	−	6.5	
		$V_{CC} = 2.3$ V to 2.7 V	0.5	1.2	2.8	0.5	−	3.5	
		$V_{CC} = 2.7$ V	0.5	1.8	3.3	0.5	−	4.5	
		$V_{CC} = 3.0$ V to 3.6 V	0.5	1.2	3.6	0.5	−	4.5	
		$V_{CC} = 4.5$ V to 5.5 V	0.5	1.6	2.6	0.5	−	3.5	
t_{pLZ}	LOW to OFF−state propagation delay An to On	$V_{CC} = 1.2$ V	−	10.0	−	−	−	−	ns
		$V_{CC} = 1.65$ V to 1.95 V	0.5	3.0	5.5	0.5	−	6.5	
		$V_{CC} = 2.3$ V to 2.7 V	0.5	1.7	2.8	0.5	−	3.5	
		$V_{CC} = 2.7$ V	0.5	2.1	3.3	0.5	−	4.5	
		$V_{CC} = 3.0$ V to 3.6 V	0.5	2.5	3.6	0.5	−	4.5	
		$V_{CC} = 4.5$ V to 5.5 V	0.5	1.6	2.6	−	−	3.5	

5. Typical values are measured at $T_A = 25°C$ and $V_{CC} = 3.3$ V, unless stated otherwise.

DYNAMIC SWITCHING CHARACTERISTICS

| Symbol	Characteristic	Condition	Min	Typ	Max	Unit
V_{OLP}	Dynamic LOW Peak Voltage (Note 6)	$V_{CC} = 3.3$ V, $C_L = 50$ pF, $V_{IH} = 3.3$ V, $V_{IL} = 0$ V $V_{CC} = 2.5$ V, $C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V		0.8 0.6		V
V_{OLV}	Dynamic LOW Valley Voltage (Note 6)	$V_{CC} = 3.3$ V, $C_L = 50$ pF, $V_{IH} = 3.3$ V, $V_{IL} = 0$ V $V_{CC} = 2.5$ V, $C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V		−0.8 −0.6		V

6. Number of outputs defined as "n". Measured with "n−1" outputs switching from HIGH−to−LOW or LOW−to−HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS ($T_A = +25°C$)

Symbol	Parameter	Condition	Typical	Unit
C_{IN}	Input Capacitance	$V_{CC} = 3.3$ V, $V_I = 0$ V or V_{CC}	5.0	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3$ V, $V_I = 0$ V or V_{CC}	6.0	pF
C_{PD}	Power Dissipation Capacitance (Note 7)	Per input; $V_I = $ GND or V_{CC}		pF
		$V_{CC} = 1.65$ V to 1.95 V	6.5	
		$V_{CC} = 2.3$ V to 2.7 V	6.9	
		$V_{CC} = 3.0$ V to 3.6 V	7.2	

7. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
   $P_D = C_{PD} * V_{CC}^2 \times fi * N + L (C_L \times V_{CC}^2 \times fo)$ where:
   fi = input frequency in MHz; fo = output frequency in MHz;
   C_L = output load capacitance in pF V_{CC} = supply voltage in Volts
   N = number of outputs switching L ($C_L * V_{CC}^2$)

74LVC07A

PROPAGATION DELAYS
$t_R = t_F = 2.5$ ns, 10% to 90%; f = 1 MHz; $t_W = 500$ ns

Table 3. AC WAVEFORMS

Symbol	V_{CC}		
	$V_{CC} \geq 4.5$ to 5.5 V	$V_{CC} \geq 2.7$ to 3.6 V	$V_{CC} < 2.7$ V
V_{MI}	V_{CC} / 2	1.5 V	V_{CC} / 2
V_{MO}	V_{CC} / 2	1.5 V	V_{CC} / 2
V_X	V_{OL} + 0.3 V	V_{OL} + 0.3 V	V_{OL} + 0.15 V

C_L includes jig and probe capacitance
$R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)
$R_1 = R_L$

Table 4. TEST CIRCUIT

Supply Voltage	Input		Load		V_{EXT}		
V_{CC} (V)	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PLZ}, t_{PZL}	t_{PHZ}, t_{PZH}
1.2	V_{CC}	≤ 2 ns	30 pF	1 kΩ	Open	2 x V_{CC}	GND
1.65 – 1.95	V_{CC}	≤ 2 ns	30 pF	1 kΩ	Open	2 x V_{CC}	GND
2.3 – 2.7	V_{CC}	≤ 2 ns	30 pF	500 Ω	Open	2 x V_{CC}	GND
2.7	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V_{CC}	GND
3.0 – 3.6	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V_{CC}	GND
4.5 to 5.5	V_{CC}	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V_{CC}	GND

74LVC07A

## PACKAGE DIMENSIONS

TSSOP−14
DT SUFFIX
CASE 948G
ISSUE B

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	−−−	1.20	−−−	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT*

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC–14 NB
CASE 751A–03
ISSUE K

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.35	1.75	0.054	0.068
A1	0.10	0.25	0.004	0.010
A3	0.19	0.25	0.008	0.010
b	0.35	0.49	0.014	0.019
D	8.55	8.75	0.337	0.344
E	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
H	5.80	6.20	0.228	0.244
h	0.25	0.50	0.010	0.019
L	0.40	1.25	0.016	0.049
M	0 °	7 °	0 °	7 °

DETAIL A

DETAIL A

SEATING PLANE

SOLDERING FOOTPRINT*

6.50

14X
1.18

1.27
PITCH

1

14X
0.58

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.