


# IRLBL1304

HEXFET® Power MOSFET

- >1mm lower profile than D<sup>2</sup>Pak
- Same footprint as D<sup>2</sup>pak
- Logic Level Gate
- Surface mount
- Ultra Low On-Resistance
- Fully Avalanche Rated
- 50% greater current in typ. application condition vs. D<sup>2</sup>Pak



$V_{DS} = 40V$
$R_{DS(on)} = 0.0045\Omega$
$I_D = 185A^{⑤}$

## Description

The HEXFET® MOSFET is the most popular power MOSFET in the world.

This particular HEXFET® MOSFET is in the SuperD<sup>2</sup>Pak™ and has the same outline and pinout as the standard D<sup>2</sup>Pak but has increased current handling capability and >1mm lower profile. This makes it ideal to reduce component count in multiparallel D<sup>2</sup>Pak operation, reduce system power dissipation or upgrade existing design.

This package has also been designed to meet automotive qualification standard Q101 and can be used with normal surface mouting equipment and has the same temperature profile and recommendations as the commonly used D<sup>2</sup>Pak.



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{⑥}$	185, pkg limited to 95A*	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{⑥}$	130, pkg limited to 95A*	
$I_{DM}$	Pulsed Drain Current ①⑥	740	
$P_D @ T_C = 25^\circ C$	Power Dissipation	300	W
	Linear Derating Factor	2.0	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 16$	V
$E_{AS}$	Single Pulse Avalanche Energy②⑥	1160	mJ
$I_{AR}$	Avalanche Current④	100	A
$E_{AR}$	Repetitive Avalanche Energy④	30	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	260 (1.6mm from case )	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.50	W
$R_{\theta JA}$	Junction-to-Ambient	—	40	

\* Current capability in normal application, see Fig.9.

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	40	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	0.043	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA <sup>⑥</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	0.0045	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 110A <sup>④</sup>
		—	—	0.0065		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 93 <sup>④</sup>
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	120	—	—	S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 110A <sup>⑥</sup>
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	25	μA	V <sub>DS</sub> = 40V, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 32V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 16V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -16V
Q <sub>g</sub>	Total Gate Charge	—	—	140	nC	I <sub>D</sub> = 110A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	39		V <sub>DS</sub> = 32V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	79		V <sub>GS</sub> = 4.5V, See Fig. 6 and 13 <sup>④⑥</sup>
t <sub>d(on)</sub>	Turn-On Delay Time	—	21	—		V <sub>DD</sub> = 20V
t <sub>r</sub>	Rise Time	—	350	—		I <sub>D</sub> = 110A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	45	—		R <sub>G</sub> = 0.9Ω
t <sub>f</sub>	Fall Time	—	103	—		R <sub>D</sub> = 0.18Ω, See Fig. 10 <sup>④⑥</sup>
L <sub>D</sub>	Internal Drain Inductance	—	2.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	5.0	—		
C <sub>iss</sub>	Input Capacitance	—	7660	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	2150	—		V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	460	—		f = 1.0MHz, See Fig. 5 <sup>⑥</sup>

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	185 <sup>⑤</sup>	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>①</sup>	—	—	740		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 110A, V <sub>GS</sub> = 0V <sup>④</sup>
t <sub>rr</sub>	Reverse Recovery Time	—	100	150	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 110A
Q <sub>rr</sub>	Reverse Recovery Charge	—	250	380	nC	di/dt = 100A/μs <sup>④⑥</sup>
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting T<sub>J</sub> = 25°C, L = 230μH  
R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 100A. (See Figure 12)
- ③ I<sub>SD</sub> ≤ 110A, di/dt ≤ 170A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>,  
T<sub>J</sub> ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4.
- ⑥ Uses IRLBA1304/P data and test conditions.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 4. Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage



**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 8.** Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms







Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 12b.** Unclamped Inductive Waveforms





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

**Peak Diode Recovery dv/dt Test Circuit**



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFET® Power MOSFETs

# IRLBL1304


International  
**IR** Rectifier

## Super-D<sup>2</sup>Pak<sup>TM</sup> Package Outline

Dimensions are shown in millimeters (inches)



### MINIMUM RECOMMENDED FOOTPRINT



### LEAD ASSIGNMENTS

MOSFET	SCHOTTKY / FRED
1 = GATE	1 = ANODE 1
2 = SOURCE	2 = ANODE 2
3 = DRAIN	3 = COMMON CATHODE

### NOTES:

- DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION IS MEASURED AT FULL LEAD WIDTH.

International  
**IR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105

**IR GREAT BRITAIN:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020

**IR CANADA:** 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200

**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

**IR JAPAN:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086

**IR SOUTHEAST ASIA:** 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 838 4630

**IR TAIWAN:** 16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936

*Data and specifications subject to change without notice. 2/00*